Exploring HPC and Big Data Convergence: a Graph Processing Study on Intel KNL



Alexandru Uta, Ana Varbanescu, Ahmed Musaafir, Chris Lemaire, Alexandru Iosup

> a.uta@vu.nl Vrije Universiteit Amsterdam



June 20, 2018

HPC and Big Data Infrastructure





How does the hardware and software landscape look for these paradigms?







HPC Infrastructure



- Large numbers of (thinner, low-power) cores
- Intricate NUMA topologies
- Fast interconnects (InfiniBand, 40+ Gb Ethernet)
- Accelerators (GPUs, FPGAs, TPUs)
- Compute-intensive workloads (simulations)



Big Data Infrastructure



- (generally) commodity hardware
- Fat-core CPUs
- large memory (and caches) per core
- Large storage
- Less emphasis on fast networks
- Often virtualized clusters (cloud)
- Data-intensive workloads

HPC vs. Big Data Software

AMSTERDAM



HPC and Big Data Infrastructure

Prop C



Highly divergent in both hardware and software!


Divergence is expensive: energy, computation, human resources!





HPC and Big Data Convergence


• Only in software: porting big data to HPC hardware





Big Data on Intel Knights Landing


- Intel KNL 2nd generation Xeon Phi
- Accelerator-like self-booting CPU
- Full x86_64 compatibility
- (up to) 72 low-power Intel Atom cores
- Wide vector instructions (512B)
- 16GB high-bandwidth on-chip memory
- 3 TFLOPS + 400 GB/s (on-chip) memory bandwidth





Intel KNL – Highly Representative for HPC


- 3 clusters in top 10 of top500.org contain KNL
- ~3% of the share of CPUs in top500
- ~10% of the performance share of top500
- Highly configurable at boot time
- Works as many different machines (due to configurable clustering and memory modes)



Processor Generation Performance Share



KNL Architecture




KNL – Hardware Parameter Space


- Clustering modes: (L2 cache miss latency)
 - All2All
 - Quadrant/Hemisphere
 - NUMA

IMA 4	
SubNUMA 4	

- Memory modes: (on-chip memory)
 - Flat
 - Cache
 - hybrid




Graph Processing - HPC and Big Data





Graph Processing – High-impact Domain


- Social networks
- Drug discovery
- Monitoring wildfires
- Combating human-trafficking
- Studying the human brain





Graph Processing - Highly Challenging

- Mostly traversing links between entities
- Little computation
- Mostly memory bound
- Highly irregular workloads
- Cache misses
- PAD Triangle [1,2]




Performance = f(platform, algorithm, dataset)



[1] Guo et al., IPDPS '14 ; [2] Iosup et al., VLDB '16

How to study the convergence?

- Benchmark using Graphalytics
- Multiple classes of algorithms
- Multiple datasets (scale-free and non-scale free)
- Multiple classes of graph analytics platforms
- Comparison between KNL and de-facto big data hardware (Intel Xeon family)




Graphalytics

Open-source Graph Processing Benchmark Suite



Graph Analytics Platforms





Quantifying the Convergence

- Large-scale study over 300,000 compute core-hours
- Experiments run in DAS-5, Cartesius cluster*, Intel Academic cluster*

	Xeon E5-2630v3	Xeon Phi 7230
Cores	16 (32 hyperthreads)	64 (256 hyperthreads)
Frequency (GHz)	2.4	1.3
Network	56Gbit FDR InfiniBand	56Gbit FDR InfiniBand
Memory	64GB DDR4	96GB DDR4
OS	Linux 3.10.0	Linux 3.10.0




What to assess?

- How does the KNL parameter space influence performance?
- How (difficult it is) to tune the platforms on KNL?
- Is KNL faster than Xeon?
- Does it scale?



Hardware + PAD




Much larger performance range due to KNL configurability and interactions with software!





Pagerank + Datagen-7_9

KNL Hardware + Platform Interaction and Tuning




Number of Workers (w) and Threads (t=256/w)


Powergraph, Datagen_7-9 – thread pinning speedup (pinning on Xeon – 5% improvement)




KNL outperforms Xeon



KNL Vertical Scaling




All platform scale well vertically!



Horizontal Scaling

MSTERDAM



Take-home Message: Main Findings

- MF1: Convergence KNL outperforms Xeon
- MF2: **HPAD** hardware adds an extra complexity layer
- MF3: **H-P interaction** platforms closer to the hardware perform better on KNL
- MF4: **Tuning** good performance entails significant tuning for KNL
- MF5: **Scaling** KNL scales well vertically, but cannot scale horizontally
- Future work: adapt software to KNL
 - Use wide vectors
 - Use the on-chip memory
 - Multithreaded I/O and networking



Extra Slides




Tuning GraphX

		256MB	128MB	64MB	Xeon 32MB	16MB	8MB	4MB	_	
	256MB -	2.84	1.96	1.58	0.20	0.27	0.37	0.36		- 3.0
	128MB -	2.45	1.69	1.36	0.18	0.23	0.32	0.31		- 2.5
	64MB -	3.26	2.25	1.81	0.23	0.31	0.42	0.41		- 2.0
	32MB -	2.86	1.97	1.59	0.20	0.27	0.37	0.36		- 1.5
	16MB -	2.24	1.55	1.25	0.16	0.21	0.29	0.28		
	8MB -	1.71	1.18	0.95	0.12	0.16	0.22	0.22		- 1.0
	4MB -	2.97	2.05	1.65	0.21	0.28	0.38	0.38		- 0.5



KNL vs. Xeon on Powergraph






KNL – Modes Analysis

UNIVERSITEIT

AMSTERDAM



28